Processor Speed Control With Thermal Constraints
نویسندگان
چکیده
منابع مشابه
Optimal Control with Fuzzy Chance Constraints
In this paper, a model of an optimal control problem with chance constraints is introduced. The parametersof the constraints are fuzzy, random or fuzzy random variables. Todefuzzify the constraints, we consider possibility levels. Bychance-constrained programming the chance constraints are converted to crisp constraints which are neither fuzzy nor stochastic and then the resulting classical op...
متن کاملFeedback Spreading Control under Speed Constraints
This paper is concerned with the control of spread in semilinear parabolic systems. It first introduces a formula in order to measure the speed of a spread. Then feedback spreading control laws under speed constraints are studied by a set-valued approach. The optimality of such laws is examined in the case in which the system is affine dependent upon the control.
متن کاملFault-Tolerant Control of a Nonlinear Process with Input Constraints
A Fault-Tolerant Control (FTC) methodology has been presented for nonlinear processes being imposed by control input constraints. The proposed methodology uses a combination of Feedback Linearization and Model Predictive Control (FLMPC) schemes. The resulting constraints in the transformed process will be dependent on the actual evolving states, making their incorporation in the de...
متن کاملoptimal control with fuzzy chance constraints
in this paper, a model of an optimal control problem with chance constraints is introduced. the parametersof the constraints are fuzzy, random or fuzzy random variables. todefuzzify the constraints, we consider possibility levels. bychance-constrained programming the chance constraints are converted to crisp constraints which are neither fuzzy nor stochastic and then the resulting classical op...
متن کاملHigh Speed Processor - Memory Interfaces
High performance I/O interface design is becoming a very important research area within VLSI. Increases in microprocessor clock frequencies have dramatically outpaced increases in I/O bandwidth, resulting in a bottleneck between processors and memory. This proposal discusses the issues relevant to high speed interface design. Studies are described that will allow for the design of a high speed,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems I: Regular Papers
سال: 2009
ISSN: 1549-8328,1558-0806
DOI: 10.1109/tcsi.2008.2011589